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ABSTRACT
Wedescribeanefﬁcientimplementationofanalogandmixed-
signal extensions integrated with SystemC 2.0. SEAMS
(SystemC Environment with Analog and Mixed-Signal ex-
tensions) uses a general-purpose analog solver to handle
analog extensions and to provide modelling capabilities for
general, mixed-mode systems with digital and non-linear
analog behavior. We have extended the SystemC 2.0 kernel
to invoke and synchronize our analog solver in each sim-
ulation cycle while maintaining compliance with the Sys-
temC simulation cycle semantics. The operation of SEAMS
is illustrated with the practical examples of a boost power
converter and a 2GHz phase-lock loop frequency multiplier
with noise and jitter models. Mixed-signal systems of this
kind are known to be difﬁcult to simulate as they exhibit
disparate time scales which put most simulators in numer-
ical difﬁculties. We hope that the practical experience of
SEAMS might aid the recent efforts to standardize analog
and mixed-signal extensions for SystemC.
1. INTRODUCTION
Several high level hardware description languages, such as
VHDL and Verilog, have recently been extended to pro-
vide mixed-signal modelling capability and new standards
for VHDL-AMS [1] and Verilog-AMS [2] are now widely
available. In the light of the growing popularity of mixed,
analog and digital ASICs, this is not surprising. Naturally,
with the advent of SystemC, several research publications
highlighted the possibility to extend the standard, digital
modelling capabilities of SystemC [3, 4, 5, 6] to the ana-
log domain. Bjornsen et al. [7] described an efﬁcient soft-
ware framework for rapid behavioral modelling and sim-
ulation of analog-to-digital converters based on SystemC.
Their framework consists of three parts, the ﬁrst is an ana-
log extension representing analog signal classes, the second
is a signal module library, which includes basic blocks re-
quired for A-D modelling, such as switched-capacitor inte-
grators, operational ampliﬁers and a track-and-hold ampli-
ﬁer. The third part is a mixed-signal system test bench. Ein-
wich et al. [6] presented a SystemC extension allowing an
overall speciﬁcation and veriﬁcation of mixed-signal sys-
tems with linear analog models. They consider an ADSL
line driver with analog linear ﬁlters as an example. This
contribution outlines the concept of a general, mixed-signal
SystemC simulator comprising an analog kernel with an un-
derlying transient solver for non-linear, algebro-differential
equations. We devote particular attention to the problem of
synchronizing the analog kernel with the digital one. Our
synchronization technique is compliant with the deﬁnition
of SystemC simulation cycle semantics [4]. For this pur-
pose, we link the analog kernel to the SystemC environ-
ment as a user module and synchronize it with the SystemC
kernel via a lockstep synchronization algorithm. Operation
of the extended, mixed-signal SystemC simulation platform
is demonstrated using practical example of a boost power
converter, in which analog behavior tightly interacts with a
digital control loop. The results presented here might aid
the current efforts to standardize analog extensions for Sys-
temC [8].
2. ANALOG AND DIGITAL SOLVER
SYNCHRONIZATION
Like in the case of most high-level hardware description
languages, a SystemC model consists of a hierarchical net-
work of parallel processes, which exchange messages un-
der the control of the simulation kernel process and con-
currently update the values of signals and variables. Signal
assignment statements do not affect the target signals imme-
diately, but the new values become effective in the next sim-
ulation cycle. The kernel process resumes when all the user
deﬁned processes become suspended either by executing a
wait statement or upon reaching the last process statement.
On resumption, the kernel updates the signals and variable
and suspends again while the user processes resume. If the
time of the next earliest event tn is equal to the current sim-
ulation time tc, the user processes execute a delta cycle.
To comply with the SystemC execution semantics, our
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Fig. 1. Simulation cycle of a SystemC system with analog
extensions.
mixed-signal SystemC simulator comprises an analog ker-
nel, which runs as a SystemC process and drives the user
deﬁned analog modules. This scenario requires the analog
solver to be able to handle delta cycles in a manner similar
to that of digital processes, namely, the state of the analog
solver may not be updated until after the SystemC kernel
advances the simulation time ahead of the current simula-
tion time tc. In other words, the underlying analog solver
not only must be able to execute delta cycles with the step
size h =0 , but also must have a capability to backtrack to
the state just before tc (t−
c ), should new events at tc change
the analog stimili. The former requirement would be dif-
ﬁcult to satisfy with most standard, SPICE-like simulators
since they require a minimum step size greater than zero.
Moreover, small step sizes can cause large round off errors
and lead to inaccurate results. The analog model proposed
in section 3 can be solved with arbitrary step size, including
h =0 . Backtracking is achieved by retaining to the analog
state (t−
c ) when required. The analog kernel repeatedly ex-
ecutes the simulation cycle shown in ﬁgure 1, which might
involve delta cycles and backtracking. Analog simulators
do not use events but instead employ an entirely different
approach to time step control, namely, continuous step-size
adjustment to minimize the errors caused by the numerical
integration method used to solve differential equations in
the circuit model. In order to minimize the error in the nu-
merical integration, it may be necessary to repeatedly reject
the circuit solution at a time point and to cut the time step. It
isthereforenecessaryfortheanalogkernelinaSystemCen-
vironment not to advance past the current simulation time tc
unless a delta cycle occurs and re-evaluation of the current
step is necessary. There are essentially two algorithms for
the synchronization of two or more solvers running concur-
rently [9]. One, optimistic approach allows each simulator
to progress in time until it runs out of internal events (inter-
nal activity has ceased) and then suspend. The alternative
approach, adopted here, is the lock-step algorithm. The ana-
log kernel advances until the current simulation time and,
before suspending, schedules and event at the time equal to
the current simulation time plus the next selected step size.
This approach ensures that the SystemC kernel will make
a step in time no larger that the analog kernel’s step size.
Since the analog kernel runs as a user process and is con-
trolled by the SystemC kernel, no synchronization deadlock
may happen. The only causes for deadlock can arise due to
a failure to converge in the analog solver or due to unresolv-
able delta cycles. The signals that pass between the digital
and analog domains are carried by global nets. The solu-
tion method adopted here allows each global net to be able
to connect two partitions (the digital and analog simulator),
one of which owns the net. This means that a general global
net is divided into two smaller terminal nets, implemented
as SystemC ports. The synchronization approach adopted in
this paper is based on the lock-step principle to ensure that
no results are thrown away and there is no need for back-
tracking. Most existing digital solvers cannot backtrack and
therefore no fundamental changes are required if a mixed-
signal system is integrated to the SystemC kernel. Our lock-
step synchronization algorithm has been implemented as a
modiﬁcation to the digital kernel and can be described in the
form of pseudo-code as follows:
time <- 0;
initialize both the analog and digital kernel;
while (time <= end_time) do
while (immediate notifications are pending) do
execute the analog kernel
distribute notifications generated
by the analog kernel on global nets
while (there are active processes) do
run a selected process
end while (there are active processes)
update signals
// check if a delta cycle is necessary
end while (immediate notifications are pending)
advance time to the next timed notification
end while (time<= end_time)
In most cases, delta cycles caused by zero-delay paths
are eventually resolved but, in general, sharing zero-delay
paths between the two kernels should be avoided. If the
maximum allowed number of delta cycles is exceeded, the
algorithm treats this situations as deadlock and stops.
3. ANALOG MODEL
The description of the analog model relies on C++ classes
thatprovidebehaviorforcircuitnodesandprimitivecompo-
nents. The component classes contain virtual methods that
are invoked at matrix build time each time the analog solver
requires to update the Jacobian according to modiﬁed nodal
analysis stamps.
void analog::BuildCircuit(void){
...
node v1("v1"),v2("v2"),vc("vc"),vout("vout"),vf("vf");
node vramp("vramp");
voltageS E("E",v1,0,1.5);
inductor l1("l1",v1,v2,10e03,5.0);//10mH,5ohm
resistor ro("ro",vout,0,500.0);
resistor r1("r1",vout,vf,23e3);
resistor r2("r2",vf,0,10e3);
MOS0 M1("M1",v2,vc,0);
diode0 D1("D1",v2,vout);
capacitor Co("Co",Vout,0,1e-3);
voltage_ramp vr("vr",vramp,0,1e-6);
...
} // analog::BuildCircuit() --------------------
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simulation. Additional user-deﬁned methods represent in-
terfacingcomponentsthatprovidefunctionalityforsynchro-
nization between SystemC ports and their corresponding
values in the analog solver. The interfaces are bound at the
build stage.
sc_signal<bool> ASig,S1;
sc_signal<double> S2;
sc_clock Clk("Clock", 0.1, SC_US,0.5);
...
analog analog1("analog1");
analog1.Vcontrol(S1);
analog1.Vout(S2);
analog1.clock1(ASig);
digital digital1("digital1");
digital1.Vout(S2);
digital1.Vcontrol(S1);
stim stim1("stim1");
stim1.A(ASig);
stim1.Clk(Clk);
...
Smallstepsizesincludingthecaseofadeltacyclewhere
h =0are handled by smoothing the digital signal as illus-
trated in ﬁgure 2.
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Fig. 2. Handling small step sizes.
4. PRACTICAL EXAMPLES
The analog extensions added to the language contain classes
to handle electrical nodes and primitive analog components
with user deﬁned behavior necessary to build and solve the
analog equation set. A boost 1.5V to 3.3V power converter
and a 2GHz PLL-based frequency multiplier with noise and
jitter have been used as examples of non-trivial analog and
digital interaction. Systems of this kind usually put stan-
dard, SPICE-like simulators into difﬁculties because of the
disparate time scales of their transients. In the case of a
switched-mode power supply, the analog transient in the
output circuit is four to ﬁve orders of magnitude slower than
that of the fast switching waveforms in the digital controller.
As a typical simulation in a system of this kind might re-
quire a hundred million time points, excessive CPU times
often occur when the entire system is modelled on the cir-
cuit level The capacity of SystemC to enable system-level,
mixed-signal modelling can vastly reduce simulation times
where concepts need to be veriﬁed quickly and detailed,
circuit-level modelling is not required. The power converter
block structure is presented in ﬁgure 3. The controller’s
digital behavior in the example is modeled as a standard
SystemC SC MODULE. The testbench instantiates both the
analog and digital module and provides global nets. Sample
simulation results at steady-state are presented in ﬁgure 4.
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Fig. 3. Boost 1.5V to 3.3V switch-mode power supply with
digital control.
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Fig. 4. SMPS simulation results for a 200ms time win-
dow in steady-state of the boost switch-mode power supply
working in continuous mode.
The PLL multiplier simulation also requires millions of
time steps to accurately reﬂect the effects of noise and jit-
ter. The behavioral VCO model includes integration of the
phase which converts the input voltage noise to a jitter in the
output frequency. The system’s block diagram is shown in
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á áﬁgure 5 as well as the VCO jitter histogram calculated from
the simulation results when the loop was in lock. Figure 6
shows different system values in the ﬁrst micro seconds of
the simulation.
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Fig. 5. 2GHz PLL multiplier with noise and jitter.
5. CONCLUSION
An extension to SystemC has been developed to simulate
general, mixed-mode systems with digital and non-linear
analog behavior. A novel analog solver has been devel-
oped coupled to the SystemC kernel via a lock-step syn-
chronization algorithm. Its principle has been demonstrated
using the practical examples of a mixed-signal boost power
converter, in which analog behavior interacts with a digital
control loop and a PLL frequency multiplier with noise and
jitter.
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